RTL PHY Memory Engineer

  Key Responsibilities: RTL designers for memory I/O Micro-architecture of digital blocks for memory IO, hardware/firmware partitioningDigit ...

For full details including how to apply please visit neuvoo.ca/job.php?id=983d7f195b4a&source=madgex_eic&utm_source=partner&utm_medium=madgex_eic&puid=gdd78dd81dbdbadcddd9aa9a1dbfeda73deb8adebddceadfaed3fddffdd7ged3ebdbabddfcdc3e (the link will open in a new window)